

# IV International Design Automation Workshop RUSSIAN WORKSHOP'94

June 28-29, 1994, Moscow, Russia

# ABSTRACTS OF PAPERS SUBMITTED TO RUSSIAN WORKSHOP'94

#### Sponsors:

Commission of the European Communities; International Computer Initiative Scientific Centre; IFIP TC 10: Russian Academy of Sciences/OIVTA; Moscow ACM SIGDA Local Chapter Ministry of the Russian Federation for Science and Technical Policy; Presidential Committee of the Russian Federation for Informatization Policy; TELECOM Stock Company









'IV International Design Automation Workshop RUSSIAN WORKSHOP'94. Abstracts of Papers Submitted to Russian Workshop'94", by edition Dr. A.L.Stempkovsky, Moscow, Russian Academy of Science/ Research Institute of VLSI CAD Systems (NIISAPRAN), 1994 4

(

1

(

I

A

A

k

C

ISBN 5-201-17336-5

© 1994 by Research Institute of VLSI CAD Systems (NIISAPRAN). All rights reserved.

Printed in Russia by TEKHNOKOM R&D Company

# TABLE OF CONTENTS

TOPIC 1: CAD TOOLS FOR TOP-DOWN DESIGN OF EMBEDDED SYSTEMS
1.1. Knowledge-Based System for Embedded Software Design N.N.Sharipova, A.P.Zamjatin, E.A.Zavadskaja
1.2. Toward Design of Complex Decomposable System M. Sh. Levin
1.3. HW/SW Co-Design : Future Requirements on Development Processes N.M. Vitsyn
1.4. BDD Application to Mutual Exclusion Testing in High-Level Synthesis V.A. Syngaevsky
1.5. BDD Based Decomposition for Depth Reduction A.I.Kornilov, T.Yu.Isaeva
TOPIC 2: TIMING MODELING AND CIRCUIT OPTIMIZATION
2.1. Delay Performance Modeling on Pseudo-NMOS Structures D. Deschacht, D. Auvergne
2.2. Optimization of CMOS Circuits Based on Parameterized Cells A.L.Glebov, A.A.Lialinsky, S.G.Rusakov
2.3. Circuit Optimization with the Aid of Quasi Electrical Circuit Simulation G.S. Temkin
2.4. General Determination of Buffer Insertion Limits M. Mellah, N. Azemard, D. Auvergne
2.5. A New Approach on Searching for Sizing and Timing Relations for GaAs DCFL
J.A. Montiel, J.F. Lopez, V. Armas, R. Sarmiento, A. Nunez
2.6. Multilevel Digital Simulator with Account of the Delays Ambiguities S.A.Linetsky
2.7. Statistical Models for Design Verification N.A.Akbulatov, I.I.Solovay, A.B.Svyatsky
2.8. BDD Based Algorithm for Series-Parallel Network Representation and Manipulation A.L. Glebov
<b>TOPIC 3: POWER MODELING</b>
3.1. Models for Power Dissipation of ASIC Cells
W. Nebel

3.2. Extra Power Consumed in Static CMOS Circuits due
to Unnecessary Logic Transitions
M. A. Ortega, J. Figueras
3.3. A New Power Consumption Estimation Methodology
for Digital Circuits
W. Roethig
3.4 Power Efficient Layout Methodology F. Moraes, M. Robert, D. Auvergne
TOPIC 4: LAYOUT OPTIMIZATION
4.1. Detail Layout Optimization for Standard Cells of Arbitrary Height
S.V. Gavrilov, E.G. Gorlatch
4.2: ISO-Convexity Based Technique for Placement of Complexily
Shaped VLSI Blocks
IN.IN. IMELEISKI
4.3. Knowledge Based Channel Routing System
N.N. Yakovlev, N.B. Deryabina
4.4. Evolutionary Wiring Method for Full Custom VLSI Design
A.M. Marchenko
TOPIC 5: INTERCONNECT MODELING
5.1. Interconnect Delay Model with Performance Optimization Emphasis
D. Deschat, C. Dabrin, D. Auvergne
5.2. Implementation of Time-Stepping Method for Analysis
of Single and Multiconductor Transmission Lines
A. V. Artemenkov
5.3. Methods and Algorithms for Simulation of HighSpeed Interconnects V.L. Lantsov, A.G. Dolinin
TODIC 6. COMPLETED AIDED DESICN SYSTEMS
TOPIC 0. COMPUTER AIDED DESIGN STSTEMS
6.1. A System for Design Verification and Automated Test Development: Concepts and Implementation
A.G. Birger
6.2. A Teaching System for Top-Down VLSI Design
A.M. Bershchadsky, I.G. Krevsky
o.s. New Generation of CAD System for High Performance Digital
UN Perminov VV Shumilov DV Soraka A G Sokolov
S.O. Shurchkov, D. A. Kazancev, P.F. Afanasenko 70
, 2 million of the second seco

The application of this technology enables:

- to describe the structure of the complex with necessary characteristics and information communications;

- to simulate the operation of the hardware;

- to provide an expert estimate of control algorithms and to checkout them;

- to model the whole complex operation with the account of the external environment;

- to generate the embedded computer.

These ideas are partly implemented in the software package, which is using at the industrial enterprises (c. Ekaterinburg, Urals) for design the optical-electronic systems, geodetic and medical equipment.

### **Towards Design of Complex Decomposable System**

#### Mark Sh. LEVIN

Independent Consultant/Researcher,

Sumskoy Proezd, 5-1-103, Moscow, 113208, Russia

Tel.: (7-095) 312-57-73 FAX: (7-095) 292-65-11 box 10731

E-mail: mark@levin.msk.su

Recently some discipline-independent techniques of hierarchical design are used, e.g., design methodology of Carnegie Mellon University, etc. [1,2,3] This paper describes design and analysis of decomposable system with ordinal effectiveness of components and their compatibility [5]. The following assumptions are used:

1. Decomposability of a system (i.e., tree-like structure).

2. The system effectiveness may be represented as an aggregation of subsystems effectiveness and effectiveness of compatibility among subsystems.

3. Monotone criteria (Cr) for system component are used (additive; multiplicative; and supreme).

4. Effectiveness of subsystems and their compatibility is evaluated on ordinal scales which are coordinated.

Generalized scheme consists of the following:

Stage 1. Hierarchical design.

Stage 2. Analysis: revealing bottlenecks; quality analysis; planning redesign activities; analysis of organizational aspects.

Design scheme involves two phases:

Phase 1. Top-Down design of system model.

1.1 Design of tree-like model.

1.2 Design of criteria hierarchy.

1.3 Setting constraints for composed design choices (is).

Phase 2. Bottom-Up hierarchical selection and composition.

2.1 Generation of As for leaf nodes of model.

2.2 Major body of the scheme (iterative): evaluation of As on Cr; multicriteria comparison of As; specification of compatibility (1) among As; composition of As for higher hierarchical level.

ν

Design process includes two main problems: multicriteria selection of As and composition of As. The techniques for the first problem solving are well-known ones. Let consider the composition problem [6]. Initial information is the following: a set of morphoclasses; As of each morphoclass; ordinal estimate of quality for each element, 1 corresponds to the best quality; compatibility between elements for each pair of elements from different morphoclasses; ordinal estimate for each I, 0 corresponds to impossible compatibility. The problem is: to find a morphological clique, i. e., a composition (S) of As (one representative from each morphoclass) with non-zero compatibility.

Similar problems, e.g., multi-choice problem, morphological clique, problem on compatible representatives, have been considered by a number of authors [4,7,8]. Here the following quality vector for solution S is used: N(S) = (w(S), n(S)), where w(S) is the minimum of pairwize compatibilities in S,  $n(S) = \{n(j)\}$ , where n(j) is the number of components of the jth quality in S. Thus, we search for solutions which are nondominated by N(S).

The use of N(S) enables the oriented decomposition of solving scheme and natural participation of experts at some steps. Algorithms for this problem solving are considered.

The following three types of elements (As, Is) are investigated with respect to a solution S: S-improving, S-neutral, and S-aggravating ones by vector N, where the element of the latter type is considered as a 'bottleneck'. Analysis and improvement of composed solution and organizational aspects of design process are based on revealing of bottlenecks.

Now it is possible to consider a series of solution sets which forms an ordinal scale of system perfection:

(1) ideal solution (from the best components);

(2) Pareto-points by N (without taking into account constraints);

(3) Pareto-points by N (with consideration of constraints);

(4) quasi-solutions (a solution from this set may be transformed by only one improving step into Pareto-point);

(5) the worst admissible solutions;

(6) empty set.

A redesign problem and several applications (e.g., complex software design, test planning) are discussed.

#### References

[1] Demes, G.H., Fenves, S.J., Grossman, I.E., Hendrickson, C.T., Mitchell, T.M., Prinz, F.B., Siewiorek, D.P., Subrahmanian, E., Talukdar, S., and Westerberg, A.W. (1993). The Engineering Design Research Center of Carnegie Mellon University, Proc. of the IEEE, Vol. 81, No. 1, 10-23.

[2] Gupta, A.P., Birmingham, W.P., and Siewiorek, D.P. (1993). Automating the Design of Computer systems. IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 12, No. 4, 473-487.

[3] Harhalakis, G., Lin, C.P., Nagi, R., and Proth, J.M. (1992). Hierarchial Decision Making in Computer Integrated Manufacturing Systems. In: Proc. of the Fifth Int. Conf. on Computer Integrated Manufacturing. CS Press, 15-24.

[4] Knuth, D.E., and Raghunathan, A. (1992). The Problem of Compatible Representatives. SIAM J. Disc. Math., Vol. 5. No. 3, 422-427.

[5] Levin, M.Sh. (1994). Hierarchical Morphological Multi criteria Design of Decomposable System (in preparation).

[6] Levin, M.Sh. (1994). Design and analysis of Morphological Clique Problem. In: Abstracts of 8th Conference on Combinatorial Optimization, Amsterdam.

[7] Martello, S., and Toth, P. (1990). Knapsack Problem: Algorithms and Computer Implementation, Wiley.

[8] Singhal, J., and Katz, J.L. (1990). A Branch-And-Fathom Algorithm for the Long Range Process Design Problem, Management Science, Vol. 6, No. 4, 513-516.

## HW/SW Co-Design: Future Requirements on Development Processes

Nicolay M.Vitsyn Russian EDIF Association Varshavskoye Shosse 125 113405 Moscow Russia

Designing of such complex objects as Programmable Device, ASICs, Memories, etc., which furthermore have interconnected components of different nature (heterogeneous system), requires development of new approaches. Many design tasks involve co-development of firmware for the given objects. Special methods are required for developing and verifying such designs, especially where the interacting software and hardware components are developed in parallel. The design of such objects may require delicate balancing of hardware and software resource requirement. Performance requirements may force some operations to be done in custom hardware. In current design practice hardware-software partitioning is often done too early, leading to suboptimal design times and delays in software development. Even if no custom hardware is required, the designer must choose a hardware architecture on which the software is to be executed. The designer must choose the size and number of CPUs, memory size, peripherals, and so forth. Hardware and software elements must be designed simultaneously, then integrated into a complete system Concurrent design techniques help to keep trace of the design and ensure that constraints are satisfied [1,2]. To realize this it is important to use EDA standards constituting the main mean for the integration of hardware/software co-design environment, [3]. Development of hardware/software system co-design may follow one of the tow approaches:

- system approach;

- circuit approach.

The system approach is based on object presentation with the help of specialized languages. The can include such languages as SPeeChart, SpeeDCHART, etc. Realization of the given approach demands development of special means, for example, SpecSyn, SPeeDCHART. Thus SPeeDCHART V 3.00 [4] is a high level design tool allowing the specification and verification of designs

5